View ST2604B_5538037.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ST2604B 8-bit integrated microcontroller datasheet note: sitronix technology corp. reserves the right to change the contents in this document without prior notice. this is not a final specification. some parameters are subject to change. version 1.1 2009/03/06
ST2604B 2/33 1 general description the ST2604B is a 8-bit integrated microcontroller designed with cmos silicon gate technology. the true static cpu core, power down modes and dual oscillators design makes the ST2604B suitable for power saving and long battery life designs. the ST2604B integrates various logic to support functions on-chip which are needed by system designers. the ST2604B features the capacity of memory access of maximum 44m bytes and dma function for fast memory transfer. six chip-select pins are equipped for direct connection to external rom, sram, flash memory or other devices. the maximum size for a single external memory device can be 16m bytes. the ST2604B has 55 i/os grouped into 6 ports. they are port-a ~ port-f and port-l, where the port-f is 8 open drain output pins shared with lcd coms. each i/o pins can be programmed to input or output individually. port-c inputs have both pull-up and pull-down options. the other input pins have only pull-up options. in the case of output mode, port-c outputs have open-drain type and cmos type options; while the other ports are fixed at cmos type. the port-a and port-b are designed for keyboard scan function. the port-a inputs are further equipped with de-bounce and transition triggered interrupt function. the port-b/c/d/e/l are shared with other system functions. all the properties of i/o pins are still programmable when they are configured to be other special functional signals. this enlarges the flexibility of the usage of the functional signals. the ability of driving large lcd panels, up to 160x160, and hardware gray-level support rich the display information and the diversity of contents as well. by the patented sharing mechanism design of internal memory, the lcd display function can be done without the need of external display ram. the variable lcd buffer design also makes it feasible to use small internal display ram as the buffer of large-sized display. user may free major internal ram for computing or temporary access while keeping the display content. the clock of lcd (lcdck) is not only sourced from main-frequency (osc), it can also be sourced by oscx (32khz crystal) to make current consumption to be minimum. the ST2604B equips serial communication ports, one uart and one spi, to perform different communications, ex.: rs-232 and irda, with system components or other products such as pc, notebook, and popular pda. three clocking outputs can produce synthesized pwm signals or high frequency carrier for ir remote control. this helps products become more useful in our daily life. the built-in four-channel psg are designed to generate key tone, melody, voice, and speech. two dedicated pins with large driving capacity can drive a buzzer/speaker directly. the ST2604B has a low voltage detector (lvd) for power management usage. the status of internal or external power can be detected and reported to the management software. power bouncing during power-on is a major problem when designing a reliable system. the ST2604B equips a low voltage reset function to keep the whole system in reset status when power is low. after the power returns to normal level, the system may recover its original states and keeps working correctly. with these integrated functions inside, the ST2604B single chip microcontroller is a right solution for pda, translator, databank and other consumer products. the block diagram of ST2604B is shown in the following figure.
ST2604B 3/33 2 block diagram figure 2-1 ST2604B block diagram clock generator osc clock generator oscx osci oscxi oscxo xio vcc/gnd test power on reset reset a[22:0] d[7:0] 8 - bit external memory bus rd wr psg / pwm dac psgo/psgob 8 - bit static cpu rom 512k bytes baud rate generator dma base timer 8 - bit sram 3.5k bytes wdt interrupt controller bank control logic pa7~0 port - a de - bounce logic transition detector pb6~0 port - b uart with irda mode spi intx/pc0 port - c sck/pc1 miso/pc2 mosi/pc3 txd0/pc6 port - c rxd0/pc7 port - c chip select logic mmd/cs0 port - d timer 0/1/2/3 12 - bit clocking output port - e tco0/pe0 pe7~2 port - e lcd controller lcd driver port - l ld[3:0]/pl3~0 cp/pl4 ac/pl5 load1/pl6 flm/pl7 txd1/pd6 rxd1/pd7 port - d /pc5 data_ready /pc4 ss 0 ~ /pd4 1 ~ cs5 /pd5 /a23 cs6 poff blank tco1/pe1 bco/pe2 pvcc/pgnd load2 low voltage detector vin low voltage reset port - f pf7~0 com 35 ~0 seg 63~0
ST2604B 4/33 3 features n totally static 8-bit cpu n rom: 512k x 8-bit n ram: 3.5k x 8-bit n stack: up to 128-level deep n operation voltage: 2.4v ~ 3.6v n operation frequency: C 3.0mhz@2.4v(min.) C 4.0mhz@2.7v(min.) n lcd drives C com: 36 outputs. eight shared with one output port C seg: 64 outputs. shared with 3 i/o ports and memory bus signals. n one 8x8 signed multiplier n low voltage reset (lvr) C two levels by code option n low voltage detector (lvd) C programmable 4 levels C system power or external battery level can be detected. n programmable watchdog timer (wdt) n memory interface to rom, ram, flash n memory configuration C three kinds of banks for program, data and interrupt C 12-bit bank registers support up to 44m bytes C six programmable chip-selects with 4 modes C maximum single device of 16m bytes n general-purpose i/o (gpio) ports C up to 55 bit programmable cmos i/os 39 shared with lcd drives C 8 open drain output pins shared with lcd coms C hardware de-bounce option for port-a C bit programmable pull-up for input pins C pull-up/down and open-drain/cmos control for port-c n timer/counter C four 12-bit timers. C one 8-bit base timer C seven fixed base timers n three clocking outputs C clock sources including timer0/1, baud rate generator n eleven prioritized interrupts with dedicated exception vectors C external interrupt (edge triggered) C porta interrupt (transition triggered) C lcd buffer interrupt C base timer interrupt C timer0~3 interrupts (x4) C spi interrupts (x2) C uart interrupts (x2) n dual clock sources with warm-up timer C low frequency crystal oscillator (oscx) 32768 hz C high frequency resistor or crystal/resonator oscillator (osc) selected by pin option..................455k~4m hz n direct memory access (dma) C block-to-block transfer C block to single port n lcd power management C dc-dc converter with 8-level output control C lc driving voltage regulator with 16-level control C 1/4, 1/5, 1/6 bias options with 4 voltage followers n lcd driver C 32x28~64x36 resolution, maximum 2304 dots C clock source from osc/oscx. C internal bias resistors(1/4, 1/5, 1/6 bias). n lcd controller (lcdc) C software programmable display size up to 160x160 C b/w, hardware 4/16 gray levels with 5-bit palette C support 1-/4-/8-bit lcd data bus C share system memory with display buffer and with no loss of the cpu time C lcd buffer extension function to combine both internal and external ram for larger display C diverse functions including virtual screen, panning, scrolling, contrast control and alternating signal generator n programmable sound generator (psg) C four channels with three playing modes: 9-bit adpcm, 8-bit pcm and 8-bit melody C one 16-byte buffer and 6-bit volume control per channel C wavetable melody support C two dedicated pwm outputs for direct driving C one 12-bit current dac n universal asynchronous receiver/transmitter (uart) C full-duplex operation C baud rate generator with one digital pll C standard baud rates of 600 bps to 115.2 kbps C both transmitter and receiver buffers supported C direct glueless support of irda physical layer protocol C two sets of i/os (tx,rx) for two independent devices n serial peripheral interface (spi) C master and slave modes C five serial signals including enable and data-ready C both transmitter and receiver buffers supported C programmable data length from 7-bit to 16-bit n three power down modes C wai0 mode C wai1 mode C stp mode n vlcd/lvd trimming fuse function: C vlcd default voltage variation trimming. C 4-level lvd voltage variation trimming.
ST2604B 5/33 4 signal descriptions table 4-1 signal function groups function group pad no. designation description power vcc , pvcc, avcc vcc: power supply for system avcc: power supply for lcd function pvcc: power supply for psgo and psgob note: pvcc level must not be higher than vdd level. ground gnd , pgnd, agnd gnd: system power ground agnd: power ground for lcd function pgnd: power ground for psgo and psgob system control reset , test, mmd/ cs0 reset : active low system reset signal input test: leave this pin open when normal operation mmd/ cs0 : memory modes selection pin normal mode: enable internal rom. mmd/ cs0 is connected to gnd. emulation mode: disable internal rom. mmd/ cs0 is connected to the chip-select pin of external rom. during reset period, the mmd/ cs0 is an internally pulled-up input pin. after reset cycles, mmd/ cs0 is changed to be an output pin. it will output signal cs0 . clock xio,osci oscxo,oscxi, , high frequency oscillator (osc) mode selected by code-option crystal mode: one crystal or resonator should be connected between osci and xio resistor oscillator mode: one resistor should be connected between osci and vcc oscxi, oscxo: connect one 32768hz crystal between these two pins when using low frequency oscillator wr / seg9, rd / seg8 external memory r/w control signals / lcd segment drivers a[22:0]/seg32~seg10 external memory address bus / lcd segment drivers external memory bus signals / lcd drivers d[7:0]/seg7~seg0 external memory data bus / lcd segment drivers psg/pwm dac psgo, psgob psg outputs. connect to one buzzer or speaker keyboard scan signal (return line) pa7~0 i/o port a gpio / lcd drivers pb6~0/seg47~seg41 i/o port b / lcd segment drivers chip selects / lcd drivers 1~cs5 /pd4~0 / seg37~seg33, cs6 /a23/pd5 /seg38 i/o port d and chip-select outputs / lcd segment drivers uart rxd0/pc7,txd0/pc6, rxd1/pd7/seg40,txd1/ pd6/seg39 uart signals and i/os / lcd segment drivers spi data_ready /pc5 , ss /pc4 , sdo/pc3 , sdi/pc2 , sck/pc1 spi signals and i/os
ST2604B 6/33 table 4-2 signal function groups (continued) function group pad no. designation description external clock/signal interrupt intx/pc0 external interrupt inputs clocking output bco/pe2/seg50 , tco1/pe1/seg49 , tco0/pe0/seg48 clocking outputs / lcd segment drivers gpio / lcd drivers pe7~3/seg55~seg51 pl7~0/seg63~seg56 i/o port e/ lcd segment drivers i/o port l/ lcd segment drivers lcd control signals (for controller mode) blank/com0, poff/com1, flm/com2, load1/com3, load2/com4, ac/com5,cp/com6, eio/com7, ld7~ld0/com15/com8 lcd control signals lcd voltage source vout, vlcd, v1, v2, v3, v4 lcd voltage sources lcd voltage booster c1+, c1-, c2+, c2- connect a 0.1 uf between c1+ and c1-, c2+ and c2- repectively. low voltage detector vin analog input pin of low voltage dector module
ST2604B 7/33 5 pad diagram.
ST2604B 8/33 6 electrical characteristics 6.1 absolute maximum rations dc supply voltage ---------------------------- -0.3v to +4.5v operating ambient temperature ---------- -10 c to +60 c storage temperature ------------------------ -10 c to +125 c 6.2 dc electrical characteristics standard operation conditions: vcc = 3.0v, gnd = 0v, t a = 25 c, osc = 4m hz, unless otherwise specified parameter symbol min. typ. max. unit condition 2.4 3.0 3.6 v fosc = 3mhz operating voltage vcc 2.7 3.0 3.6 v fosc = 4mhz operating frequency f 1 - - 3 mhz vcc = 2.4v ~ 3.6v operating frequency f 2 - - 4 mhz vcc = 2.7 ~ 3.6v operating current i op 2.5 3 ma all i/o port are input and pull-up, execute nop instruction, lcdc on standby current i sb0 450 550 m a all i/o port are input and pull-up, oscx on, lcdc off (wait0 mode) standby current i sb1 3.5 5 m a all i/o port are input and pull-up, oscx on, lcdc off (wait1 mode) standby current i sb2 0.5 1 m a all i/o port are input and pull- up, oscx off, lcdc off (wait1 mode) standby current i sb3 100 130 ua lcd on, sysck = lcdck= oscx, osc off, wait0, no panel (fast b/w mode) input high voltage v ih 0.7vcc vcc+0.3 v port-c/d/e/l 0.85vcc v reset input low voltage v il gnd-0.3 0.3vcc v port-c/d/e/l 0.15vccc v reset pull-up resistance r i h 150 k w port-c/d/e/l (input voltage=0.7vcc) output high voltage v oh 1 0.7vcc v port-c/d/l (i oh =-6ma) output low voltage v ol 1 0.3vcc v port-c/d/e/l (i ol =9ma) output high voltage v oh 2 0.7vcc v psg0/psg0b( in pwm mode), i oh = 35ma. output low voltage v ol 2 0.3vcc v psg0/psg0b( in pwm mode), i ol = -65ma. dac current 2.4ma 3 3.6ma dac output current of maximum digital input value low voltage detector current i lvr 30 60 m a total lvd current consumption vlcd variation -3% +3% int lvd variation -4% +4% ext lvd variation -4% +4% spi clock frequency 4.0 mhz spi slave mode *note: stresses above those listed under "absolute maximum ratings" may cause permanent damage to the device. all the ranges are stress ratings only. functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. exposed to the absolute maximum rating conditions for extended periods may affect device reliability.
ST2604B 9/33 6.3 ac electrical characteristics figure 6-1 external read timing diagram figure 6-2 external write timing diagram table 6-1 timing parameters for figure 6-1 and figure 6-2 standard operation conditions: vcc = 3.0v, gnd = 0v, t a = 25 c rating symbol characteristic min. typ. max. unit tsa address setup time 10 ns tha address hold time 0 ns twlc cs l pulse width 166 ns tclwl cs asserted to rw asserted 1/2 twlc ns twhch cs negated after rw is negated 10 ns tsdw cs asserted to data-out is valid 1/2 twlc ns thdw data-out hold time after rw is negated 20 ns tclrl cs asserted to d r asserted 1/2 twlc ns trhch cs negated after d r is negated 10 ns tsdr data-in valid before d r is negated 30 ns thdr data-in hold time after d r is negated 10 ns tr signal rise time 20 ns tf signal fall time 10 ns
ST2604B 10/33 6.4 characteristic charts frequency of r-osc as a function of vcc voltage & frequency 0.00 1.00 2.00 3.00 4.00 5.00 6.00 7.00 8.00 22.533.54 voltage m h z r=31k r=57k r=130k figure 6-3 frequency of r-osc as a function of vcc
ST2604B 11/33 fosc vs. rosc 0.00 1.00 2.00 3.00 4.00 5.00 6.00 7.00 8.00 9.00 10.00 110100100010000 kohm m h z 3v 2.7v 2.4v 3.3v 3.6v figure 6-4 frequency of r-osc as a function of resistor 3v 4mhz 57k ohm 3mhz 80k ohm 2mhz 130k ohm 1mhz 300k ohm 0.5mhz 600k ohm voltage frequency
ST2604B 12/33 7 application circuits ST2604B application circuit 1
ST2604B 13/33 ST2604B application circuit 2
ST2604B 14/33 ST2604B+st8008+st8009 application circuit note: lr pin of st8008 is connected to gnd. l/r bit of st8009 is configured as low by interface control selection instruction
ST2604B 15/33 8 feature comparison of st2600 series part number st2608b ST2604B st2602b st2601b rom 1m byte 512k byte 256k byte 128k byte ram 5k byte 3.5k byte 2.5k byte 1.5k byte built-in lcd driver 36 coms x 72 segs 36 coms x 64 segs 36 coms x 56 segs 36 coms x 56 segs driving lcd with ext. driver ~9000 dots (16 gray) ~36000 dots (mono) ~6000 dots (16 gray) ~24000 dots (mono) ~4000 dots (16 gray) ~16000 dots (mono) ~2500 dots (16 gray) ~10000 dots (mono) dedicated i/o 24 (pa, pc, pl) 16 (pa, pc) 8 (pc) 8 (pc) lcd-shared i/o 32 (pb, pd, pe, pf) 39 (pb[6:0], pd, pe, pl, pf) 31 (pd, pe[6:0], pl, pf) 31 (pd, pe[6:0], pl, pf) lcd gray level 16 gray levels psg / volume-control 4-channel wavetable / 64 levels dac 9-bit pwm, 12-bit current dac low voltage detector 4 levels low voltage reset yes watchdog timer yes serieal interface uart, spi, irda feature comparison of st2604 and ST2604B: part number st2604 ST2604B rom 512k byte 512k byte ram 3.5k byte 3.5k byte built-in lcd driver 36 coms x 64 segs 36 coms x 64 segs driving lcd with ext. driver ~6000 dots (16 gray) ~24000 dots (mono) ~6000 dots (16 gray) ~24000 dots (mono) dedicated i/o 8 (pc) +8 (pa) = 16 8 (pc) +8 (pa) = 16 lcd-shared i/o 39 (pb0~6 pd, pe, pl, pf) 39 (pb0~6 pd, pe, pl, pf) basically functions the same the same lcfg and i/o configure the same the same lcdck = 32khz no yes psg volume maximum normal 2-time larger than st2604 vlcd variation(vdd=2.4~3.6) ~300mv ~50mv vlcd default voltage variation -300mv~+300mv -90mv~+90mv current consumption of lvd 200ua 30ua dac 10-bit 12-bit
ST2604B 16/33 8.1 lcfg setting difference of st2600 series st2608 pad definition cfgs[2~0] seg0~31 seg32 seg33~38 seg39 seg40 seg41~47 seg48~55 seg56~63 seg64~71 00x seg0~71 010 seg0~63 pe0~pe7 011 seg0~55 pb0~pb7 pe0~pe7 100 seg0~47 no use pb0~pb7 pe0~pe7 101 seg0~31 no use pd0~pd7 no use pb0~pb7 pe0~pe7 110 a/d bus pd0~pd6 seg0~31 111 a/d bus pd0~pd7 no use pb0~pb7 pe0~pe7 ST2604B pad definition cfgs[2~0] seg0~31 seg32 seg33~39 seg40 seg41~47 seg48~55 seg56~63 000 seg0 ~ 63 001 seg0 ~ 39 pd7 pb0 ~ 6 pe0 ~ 7 pl0 ~ 7 010 seg0 ~ 63 011 seg0 ~ 55 pl0 ~ 7 100 seg0 ~ 47 pe0 ~ 7 pl0 ~ 7 101 seg0 ~ 31 a22 pd0 ~ 7 pb0 ~ 6 pe0 ~ 7 pl0 ~ 7 110 a/d bus pd0 ~ 7 pb0 ~ 6 pe0 ~ 7 pl0 ~ 7 111 a/d bus pd0 ~ 7 pb0 ~ 6 pe0 ~ 7 pl0 ~ 7 st2602 pad definition cfgs[2~0] seg0~31 seg32 seg33~39 seg40 seg41~47 seg48~55 000 seg0 ~ 55 001 seg0 ~ 39 pd7 pe0 ~ 6 pl0 ~ 7 010 seg0 ~ 55 011 seg0 ~ 55 100 seg0 ~ 47 pl0 ~ 7 101 seg0 ~ 31 a22 pd0 ~ 7 pe0 ~ 6 pl0 ~ 7 110 a/d bus pd0 ~ 7 pe0 ~ 6 pl0 ~ 7 111 a/d bus pd0 ~ 7 pe0 ~ 6 pl0 ~ 7
ST2604B 17/33 9 checklist of ST2604B cheklist of ST2604B- 8-bit microcontroller with 512k bytes rom code option low voltage reset 1.4 volt 2.1 volt oscillator 32768 hz crystal r-osc mhz (resistor = k ) resonator crystal mhz 2.4v ~ 3.6v 2.7v ~ 3.6v regulator v other range ~ v operating voltage note : maximum operating frequency = 4.0 mhz@2.7~3.6v , 3.0 mhz@2.4~3.6v battery cr20 x aax aaax power down modes wai-0 wai-1 low voltage detector disabled internal-lvd level1(2.4v) internal-lvd level2(2.6v) internal-lvd level3(2.8v) internal-lvd level4(3.0v) external-lvd level1(1.2v) external-lvd level2(1.3v) external-lvd level3(1.4v) external-lvd level4(1.5v) uart enabled, baud rate: bps disabled spi enabled, bit rate: bps disabled st2600b ev mode selection please check st2600b dvb (pcb-300a) st2602b ev mode: jp58 2 3 jp59 1 2 ST2604B ev mode: jp58 1 2 jp59 2 3 st2608b ev mode: jp58 2 3 jp59 2 3 resolution: x duty: 1/ bias: 1/ vlcd: v frame rate: hz alternation: every frame lines lcd specifications driver: st8012x st8008x st8009x st8011x lcd gray-level black and white 4 gray-level 16 gray-level psg mode current-type dac pwm-single pin pwm-two pin push pull pwm-two pin two end register value when playing sound: the psgc = , when lcd is on: lckr= , lctr= , lfra = ,lxmax= , lymax= , lpow = lreg = , lcfg = when lvd is on: lvctr = when power down: sys = (wait0 or wait1) data sheet ST2604B user s manual ver code file: .bin date(y/m/d): 20 / /
ST2604B 18/33 check sum: h (byte mode) note: a. file format must be binary and the extension should be .bin . b. file should be wrapped in zip format for transferring or e-mailing. c. only single file is allowed. d. file length is 512k bytes. e. functions should be checked on the emulation board or by real chip. f. electric characteristics of the emulation board are not identical with those of the real chip. customer company signature sitronix fae/sa salse
ST2604B 19/33 project name date: item check note 1. make sure the resistor of r-osc matches the desired frequency and vcc 2. make sure the referenced data sheet is the most updated version 3. after power on, enter wait-0 mode for0.5 second before normal operation 4. initialize user ram and every related control register 5. confirm vlcd level, duty, bias, frame rate, alternating rate and the display quality of lcd 6. make sure to set lckr=00h before turning off lcd function 7. make sure to implement a mechanism to fine-tune lcd contrast level. the mechanism could be pin-option or keying-adjustment. 8. confirm psg output mode: current dac or one of three pwm modes 9. before entering power down mode, turn off unused peripheral such as lcd controller, psg, current dac and lvd 10. confirm i/o direction, default state and function-enable bits. enable pull-up for unused input pins 11. read from an input port after the signals are stable. ex. when doing key scan, delay 12 us from a new scan value then read the return lines. 12. if an input connects to vcc or gnd directly, make sure to remove any dc current from internal pull-up/down resistor after the status is read. 13. do not use read-modify-write instructions, e.g. ror and smb0, to the registers that are read-only, write-only or have different functions for read and write. the registers at least include pa ~ pf, pl, pcl, psgxa, psgxb, txch, txcl, prs, btsr, btc, mull, mulh, misc, sys, ireql, ireqh, lssal, lssah, lvpw, lckr, lfra, lpal, sdatah, sdatal, ssr, dmsl, dmsh, dmdl, dmdh, dcntl, dcnth, lvctr, udata and usr. 14. disable unused functions and reserve rti instruction for unused interrupt vectors 15. always disable interrupt function (by an sei instruction) when modifying the ienal, ienah, ireql and ireqh registers. 16. check stack memory is limited within 256 bytes. 17. design a test mode to check every possible function 18. follow the standard operation flow of using lcdck=32khz. 19 use st2600b (enable ST2604B ev mode), to develop the whole system., and verify every functions, especially sound quality and lcd performance. 20 rc-type osc has inter-sample variation. for frequency-sensitive application (for example:ir communication and speech sampling rate) , please use 32khz_osc to calibrate rc-type osc by firmware 21 fill up rom until there has no empty place. (total 512k bytes) 22 make sure lckr[5]=0 engineer manager
ST2604B 20/33 st26xxb application note: content: 1. psg: current-dac and pwm application circuit 2. methods to make up lcd voltage deviation 3. vertical cross talk on lcd display 4. how to use irda mode to generate 38khz carrier with data? 5. lcdck=32k clock source on st2602b/st2608b display 6. system clock switching from osc to oscx 7. measure rc-osc system clock 8. irda mode application note 9. st26xx uart details 10. irda bgrck generation source 11. oc-osc / x tal application circuit 12. lcd blink cause by psg 13. how to measure the internal current of st2600b? 14. ways to save power consumption 15. 32khz (oscx) application circuit 16. st26xx+st8008 cascade mode connection 17. standard flow for switching i/o and segment 18. lcdck=32k with cascade mode 19. user manual for st2600b external bus usage 20. pull-up resistance of d0~d7 for current issue when using st75xx version 1.09
ST2604B 21/33 description: ( these ap circuits are suitable for st26xx series ic) figure 1 pwm mode application circuit figure 2 current-dac mode application circuit
ST2604B 22/33 notice1: in order to cover the variation of vlcd of lcd panel, be sure to reserve pin-option by gpio to change the status of vlcd( bit0:3 of register lreg). here we suggest that there are at least 5-level of voltage pin-option for vlcd. if the gpio is not enough to make pin-option, programmer can use key-return-line method for power on pin-option. for example: make pin-option for change vlcd at /5.6/5.8/ 6.0v /6.2v/6.4/ notice2: programmer should add a contrast controller function to adjust vlcd for the convenience of end-user to change the contrast as they like. for example: vlcd is pre-set at 6.2 by pin-option, end-users can also adjust the contrast /5.8/5.9v/6.0v/ 6.2v /6.2v/6.3/6.4/ by using contrast controller function. notice3: verifying the performance of voice on st2602/2604/2608 demo boards. because st2600b dvb can not provide the totally voice efficacy, such like the volume and the quality of voice. so we strongly suggest to verify voice playing on st2602b/st2608b demo boards before mask. (ps because lcd seg pins are shared with external eprom, so the picture can not be verified on demo boards.) description: vertical cross talk on lcd display solution: vertical cross talk usually happens when the differential voltage of v0~v4 are not closely. in this case, increase c0~c4 (recommend > 1uf) will eliminate this problem. fine tuning the value of capacitance to get the best lcd quality.
ST2604B 23/33 port-e-2 (pe2) is shared with clock signal output function, and the frequency of this pin is programmable. programmer can define which signal pattern is "0", and which signal is "1" for example, using timer_interrupt to enable/disable pe2 function, and programmers can produce the signal pattern which means "0" or "1" the same way, receive side can decode the signal by encode information.
ST2604B 24/33 (1) control register address name r/w bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 default $047 lctr r/w lpwr blnk rev cas gl[3] gl[2] gl[1] gl[0] 1000 0000 bit 3~2: gl[3:2] : lcd gray-level selection bit 00 = b/w. 01 = 4 gray 10 = 16gray 11 = fast b/w mode (2) address name r/w bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 default $048 lckr w - - lmod[1] lmod[0] lck[3] lck[2] lck[1] lck[0] - - 00 0000 bit [5:4]: lmod : lcd data bus mode selection 00 = 1-bit mode 01 = 4-bit mode 1x = 8-bit mode bit 3~0: lckr[3:0] : lcd clock selection (when sysck=osck) lcdck (b/w, 4g, 16g mode) lcdck (fast b/w mode) lckr[3:0] 1-bit mode ( lmod =00) 4-bit mode ( lmod =01) 8-bit mode ( lmod =1x) 1-bit mode ( lmod =00) 4-bit mode ( lmod =01) 8-bit mode ( lmod =1x) 0000 sysck sysck/8 0001 sysck/2 sysck/16 0010 sysck /4 sysck /32 0011 sysck /6 sysck /48 0100 sysck /8 sysck /64 0101 sysck /10 sysck /80 0110 sysck /12 sysck /96 0111 sysck /14 sysck /112 1000 sysck /16 sysck /128 1001 sysck /18 sysck /144 1010 sysck /20 sysck /160 1011 sysck /22 sysck /176 1100 sysck /24 sysck /192 1101 sysck /26 sysck /208 1110 sysck /28 sysck /224 1111 sysck /30 sysck /240 (3) sysclk is rc: 1. lcd clock source is sysclk. if sysclk is rc, lcd clock source will be rc. 2. in st2602b, if lcd clock source is rc, b/w, 4g, 16g mode are the same as st2602. 3. the fast b/w mode is added. in fast b/w mode, the lcdck will be divided by 8. 4. if sysclk is rc and in fast b/w mode, the frame rate is determined as below. )2*()1( lymaxlfralxmax lcdck rateframe ++ = (4) sysclk is 32k: 1. if sysclk is 32k, lcd clock source will be 32k. 2. if sysclk is 32k, lcd can only display b/w. 3. if lcd clock source is 32k, please set gl[3:2]=11(fash b/w mode) . in this condition, lckr and lpan control registers will avoid. lcdck is always 32k hz and the frame rate is only controlled by lfra control register. 4. if lcd clock source is 32k, dc-dc converter clock (lpck) will also become 32k. so, user must to change lpck register to get higher pump frequency(we will provide a macro to take care this part). 5. if sysclk is 32k and in fast b/w mode, the frame rate is determined by below equation. )2*()1( lymaxlfralxmax lcdck rateframe ++ = , where lcdck is 32k hz. (5) change sysclk from rc to 32k step1: let lcd in fast b/w mode step2: use the macro switch_sysclk_rc_to_32k to change sysclk to 32k (6) change sysclk from 32k to rc
ST2604B 25/33 step1: use the macro switch_sysclk_32k_to_rc to change sysclk to rc (7) sample code 1. when b/w, 4g, 16g mode change to fast b/w mode or fast b/w mode change to b/w, 4g, 16g mode, must turn off lcd. for example: b/w, 4g, 16g mode change to fast b/w mode. ;====step1 lcd off === lda lctr ora #10000000b sta lctr ;====step2 set gl[3:2]=11, fast b/w mode === lda lctr ora #00001100b sta lctr ;=== step3 set frame rate about 65 hz === lda #6 ;when sysclk is changed to 32k, lfra can t be modified. thus lfra sta lfra ;is determined by equation2. let the frame rate in sysclk=32k mode is ;about 65hz lda #00001000b ;since lfra has been determined, lckr is determined by frame rate equation. sta lckr ;let the frame rate in sysclk=rc mode is about 65hz ;===step4 lcd on === lda lctr and #~10000000b sta lctr [after setting up fast b/w mode, then switch sysck from rc to 32k] 2. sysck from rc change to 32k please use the macro switch_sysclk_rc_to_32k . this macro will use 4 bytes ram. they are show below. ;===== used ram ==== lcd_flag ds 1 ienal_bak ds 1 ienah_bak ds 1 lpck_bak ds 1 and this macro will also use lcd interrupt. please copy below program in lcd interrupt service routine. ;==== lcd interrupt service routine === lcdfr_isr: pha lda #ffh sta lcd_flag rmb7 ienal ;disabple lcd interrupt pla rti the declaration of this macro is show below (please don t modify this macro) switch_sysclk_rc_to_32k .macro ;=== backup lpck === lda lpck sta lpck_bak lda #2 sta lpck ;=== backup ienal/h and only enable lcd int === sei lda ienal sta ienal_bak lda ienah sta ienah_bak lda #10000000b ;only enable lcd int sta ienal stz ienah lda #01111111b
ST2604B 26/33 sta ireql ;clear lcd int request stz lcd_flag cli ?wait_lcd_int_rc232k: lda lcd_flag beq ?wait_lcd_int_rc232k ;=== change sysclk = 32k === lda sys ora #10000000b sta sys nop nop nop bbr7 sys,$ ;=== recovery ienal/h === sei lda ienal_bak sta ienal lda ienah_bak sta ienah cli .endm 3. sysck from 32k change to rc. (after changing to rc, lcd must be in fast b/w mode.) please use the macro switch_sysclk_32k_to_rc . switch_sysclk_32k_to_rc .macro ;=== backup ienal/h and only enable lcd int === sei lda ienal sta ienal_bak lda ienah sta ienah_bak lda #10000000b ;only enable lcd int sta ienal stz ienah lda #01111111b sta ireql ;clear lcd int request stz lcd_flag cli ?wait_lcd_int_32k2rc: lda lcd_flag beq ?wait_lcd_int_32k2rc ;=== change sysclk = rc === lda sys and #~10000000b sta sys nop nop nop bbs7 sys,$ ;=== recovery ienal/h === sei lda ienal_bak sta ienal lda ienah_bak sta ienah cli lda lpck_bak sta lpck .endm
ST2604B 27/33 cause warm-up time is different when osc is rc-osc or x tal. to make sure the system clock has switched to oscx, or error will happen. sample code, please follow up lda sys ora #80h sta sys ;switch osc to oscx nop nop nop bbr7 sys,$ ; branch self until osc is changed to oscx since programmer wants to measure the system clock when using rc-osc, please follow up. please connect a 3k-ohm resistor between vdd and xio. you can get a periodic signal output from the xio pin. it's rc osc signal. since irda has strictly protocol when transmit/receive data. we suggest programmers use x tal to be system clock instead of rc-osc if irda signals are needed. programmer can use ceramic-osc to gain some profit since it s cheaper than x tal.
ST2604B 28/33 bgrck : bgrck is used to produce uart baud rate, and bgrck comes from osc(main frequency) and fine tuning by 32768hz crystal(ref) to make output baud rate is a stable frequency signal and will not effected by vdd variation.( rc-osc frequency will change when vdd changes.) baud rate : baud rate comes from bgrck, and is determined by bdiv and brs registers. the error rate of baud rate is the maximum positive/negative inaccuracy of output baud rate. for example: if baud rate = 9600bps and osc is in the rage of 3.72~4.28mhz, programmer should set brs=61, bdiv=13 to get the best output baud rate which has error of 0.1%.so the real output baud rate will be in the range of [9600x0.999:9600x1.001].
ST2604B 29/33 < irda bgrck generation source > bgrck can be generated by two ways. 1. when bit7 of bctr is 0,haredware pll which is used to stable bgrck output will be operated. cause bgrck comes from osc, since rc-osc can t produce stable frequency, st26xx hardware will fine tune bgrck output frequency referenced from 32768hz crystal to make bgrck is in the range no matter vdd variation. 2. when bit7 of bctr is 1: it s used when osc is x tal. since x tal can produce stable frequency, and bgrck comes from osc, so bgrck will also be stable if osc is x tal. programmer can get better bgrck output to make uart signal much more accurate by this way. when bit7 of bctr is 1, uart baud rate will be get in the following formula: baud rate = sysclk/(bdiv*16) (no need to set brs ) < how to avoid lcd blink caused by psg > description: lcd display may blink when lcd function and psg function are playing in the same time. lcd blink caused by cpu can t stand the load of calculation. so the lcd display my lag. and we can find there has blink problem. solution: by using internal dma function to move lcd data instead of programming method can solve part of this kind of problem. if there still has the same problem, we can separate lcd data into 16 parts and use dma method to move into lcd ram. the lcd blink problem can be totally solved. example program can be found by sa engineer. !!please email us!!! < how to measure the internal current of st2600b?> when finish developing program by st2600b, programmer should measure the current consumption of totally possible situations. in that time programmer can use st2600b stand alone mode with running external rom. in order to only measure the current from ic, the power for external rom should be independent. and then we can measure the current from ic only!! < ways to save power consumption > there are some factors which can effect current consumption (1) main-frequency : higher frequency needs more current (2) dac mode cost much current than pwm mode (3) vlcd voltage level : higher vlcd pays higher current. (4) using eprom will cost more current than no use. (5) input without any connection will randomly cost power (6) wait mode with considerable program can save lots of power (7) larger panel will pay more current. (8) un-ideal hardware connection will cause unknown current waste.
ST2604B 30/33 <32khz (oscx) application circuit > below shows the application circuit of 32khz x tal connection. please follow it. the original application circuit as below: the modified circuit as follow: this interface is suitable for st26xx series ic. notice: st26xxb can only output common signal when cascade mode. user can not mix the segment from st26xxb and the segment from other lcd drivers. it s because the lcd driving ability of st26xxb and other lcd drivers are not the same. if user mix them, the performance of lcd display may be bad. (color block or cross-talk)
ST2604B 31/33 < standard flow for switching i/o and segment > we know that there are many i/o which are shared with lcd segment. and the configure is determined by lcfg register. here is the standard flow of configure i/o or segment, please follow up. or programmer will not configure i/o possibly. (1) please configure lcfg first!! (2) and then configure pca/pcb/pcc/pcd/pce/pcl (3) finally configure pa/pb/pc/pd/pe/pl sample code: lda #ffh sta lcfg ; enable all i/o sta pcl ; configure pl as output sta pl ; pl0~pl7 high status < lcdck=32k with cascade mode > there has some limit when programmer use lcdck=32k and cascade. programmer can use st26 with lcd cascade mode, it's no doubt. also, programmer can use cascade mode combine with lcdck from 32khz(oscx). but user should take care one thing as following: we know st26 can support cascade 1/2/4-bit data bus mode, however, lcdck=32k function can only support 8-bit mode!! so, when programmer use these two functions in the same time, mcu will push 8-bit data per clock cause lcdck=32k function, but cascade mode maximum push 4-bit data out to lcd driver per clock, so you will lose 4-bit data(bit4~bit7) and make display data wrong. the solution is to modify the picture, let mcu push 8-bit every clock, and we separate it every 4-bit data into 8 bit data as picture 2. and we can solve it. mention that because lcdck=32k can maximum load 36 x 80 dots picture, by above condition, we finally can push 36x40 dots picture to show on lcd since we only use half of data (first 4-bit). ? the original picture information bit0~bit7 bit8~bit15 bit16~bit23 ? picture 2 : modified picture notice: st26xxb can only output common signal when cascade mode. user can not mix the segment from st26xxb and the segment from other lcd drivers. it s because the lcd driving ability of st26xxb and other lcd drivers are not the same. if user mix them, the performance of lcd display may be bad. (color block or cross-talk) < user manual for st2600b external bus usage > [description] since users may use external memory bus to access external rom, flash, or lcd driver, we draw this manual to tell the
ST2604B 32/33 details and notice when using external bus by st2600b in two mode: (1)stand alone mode (2) ice-mode (1) when using st2600b stand alone mode: external memory bus can be output directly by st2600b dvb (pcb-300) j22 pin-1 to pin-32 (2) when using st2600b ice mode: because external data can be controlled by pc through st-ice, so the external bus will be shared with ice connector pins (pcb-300 - j15) (a) please first amount 74hc32 on u11 and u12. (b) pcb-300 j15 pins allocation as following: (c) st2600b dvb should be connected to st-ice by j15, and also be connected to external bus by above table < pull-up resistance of d0~d7 for current issue when using st75xx > description: when entering sleep mode, d0~d7 of st75xx will be floating, and make current consumption (about 120ua). it can be solved by adding 8 1m-ohm resistance on d0~d7.
ST2604B the above information is the exclusive intellectual property of sitronix technology corp. and shall not be disclosed, distributed or reproduced without permission from sitronix. sitronix technology corp. reserves the right to change this document without prior notice and makes no warranty for any errors which may appear in this document. sitronix products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where products failure could result in injury, or loss of life, or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply. 33/33 10 revisions revision description page date v1.0 v1.1 add st26xx application note 2009/3/9

▲Up To Search▲

Price & Availability of ST2604B

	To Download ST2604B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .